

CONTACT INFORMATION	805, 059 Drees Laboratories, Columbus Ohio 43202 USA ☎ +1-740-274-2814 ✉ <a href="mailto:subramaniyan.4@osu.edu">subramaniyan.4@osu.edu</a> <a href="#">in LinkedIn</a> <a href="#">Google Scholar</a> <a href="#">Personal webpage</a>	
RESEARCH INTEREST	<b>Real Time Systems, Operating Systems, Systems for Machine Learning, Computer Architecture, Parallel Computing, High-Performance Computing, Embedded Systems, VLSI Physical Design, Design Verification and Quantum Computing.</b>	
SKILLS	<b>Programming languages :</b> x86/ARM/RISC-V Assembly, C/C++, Python, Bash Scripting <b>Hardware Design :</b> SystemVerilog/Verilog, VLSI Physical Design, VLSI Design. <b>Simulation and Design Software, :</b> Matlab, Vitis Design tools, ROCM Stack, Android Studio. <b>Parallel Computing :</b> OpenCL, Cuda, Open-MP, Hip	
SUMMARY	Dedicated and highly motivated Ph.D. student in Computer Engineering with three years of valuable research experience. I have demonstrated the ability to develop innovative solutions to complex problems and contribute to advancements in the field. I possess excellent analytical, critical thinking, and communication skills. I am committed to continuous learning and passionate about leveraging technology to drive positive change. Currently, I am seeking opportunities to apply my knowledge and skills in a challenging research or industry setting.	
EDUCATION	<b>The Ohio State University</b> Jan 22- Present <ul style="list-style-type: none"> <li>• Qualified Ph.D. Student in the Electrical and Computer Engineering Department</li> <li>• Minor in Computer Science and Engineering</li> <li>• Advisor : Xiaorui Wang</li> </ul> <b>Amrita Vishwa Vidyapeetham</b> Aug 15 - May 19 <ul style="list-style-type: none"> <li>• Bachelor in Electronics and Communication Engineering</li> <li>• Undergraduate Thesis Advisor : Dr Madhura Purnaprajna</li> </ul>	
RESEARCH EXPERIENCE	<b>Power-Aware Computer Systems (PACS) Laboratory</b> (Research Assistant) Jan 22 - Present <ul style="list-style-type: none"> <li>• Advisor : Xiaorui Wang</li> <li>• <b>Research Area :</b> Scheduling in data centers to ensure Quality of Service (QoS).</li> </ul> <b>AMD Research</b> (Research Intern) May 22- Aug 22 <ul style="list-style-type: none"> <li>• Mentors : Bradford Beckmann and Pete Ehrett</li> <li>• Worked on scheduling GP-GPU kernels for graph applications.</li> </ul> <b>Computer Architecture and High-Performance Lab</b> (Research Fellow) Jan 19 - Aug 21 <ul style="list-style-type: none"> <li>• Mentors : Dr Madhura Purnaprajna, Gabriel Falcao</li> <li>• I was appointed as a Visiting Research Fellow at the <b>Instituto de Telecomunications</b> in the Department of Electrical and Computer Engineering at the University of Coimbra, Portugal, for the period of March 21 to June 30th.</li> </ul>	
CONFERENCE PUBLICATIONS	<ol style="list-style-type: none"> <li>1. Ashuthosh, M. R., Krishna, S., Sudarshan, V., Subramaniyan, S., Purnaprajna, M. (2022, February). MAPPARAT : A Resource Constrained FPGA-Based Accelerator for Sparse-Dense Matrix Multiplication. In 2022 35th International Conference on VLSI Design and 2022 21st International Conference on Embedded Systems (VLSID) (pp. 102-107). IEEE Computer Society.</li> </ol>	
JOURNAL PUBLICATIONS	<ol style="list-style-type: none"> <li>1. Ferraz, Oscar, <a href="#">Srinivasan Subramaniyan</a>, Ramesh Chinthala, João Andrade, Joseph R. Cavallaro, Soumitra K. Nandy, Vitor Silva, Xinmiao Zhang, Madhura Purnaprajna, and Gabriel Falcao. "A Survey on High-Throughput Non-Binary LDPC Decoders : ASIC, FPGA, and GPU Architectures." IEEE Communications Surveys Tutorials 24, no. 1 (2021) : 524-556.</li> <li>2. Subramaniyan, Srinivasan, Oscar Ferraz, M. R. Ashuthosh, Santosh Krishna, Guohui Wang, Joseph R. Cavallaro, Vitor Silva, Gabriel Falcao, and Madhura Purnaprajna. "Enabling High-Level Design Strategies for High-Throughput and Low-power NB-LDPC Decoders." IEEE Design Test (2022).</li> </ol>	
WORKSHOP PUBLICATIONS	<ol style="list-style-type: none"> <li>1. <a href="#">Subramaniyan, Srinivasan</a>, Wang Xiaorui. "OptiCPD : Optimization For The Canonical Polyadic Decomposition Algorithm on GPUs." 2023 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). IEEE, 2023.</li> </ol>	

2. Subramaniyan, Srinivasan, Oscar Ferraz, M. R. Ashuthosh, Santosh Krishna, Guohui Wang, Joseph R. Cavallaro, Vitor Silva, Gabriel Falcao, and Madhura Purnaprajna. "Pushing the limits of energy efficiency for non-binary LDPC decoders on GPUs and FPGAs." In 2020 IEEE Workshop on Signal Processing Systems (SiPS), pp. 1-6. IEEE, 2020.
3. Ferraz, O., Subramaniyan, S., Wang, G., Cavallaro, J. R., Falcao, G., Purnaprajna, M. (2020, May). Gbit/s non-binary LDPC decoders : High-throughput using high-level specifications. In 2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) (pp. 226-226). IEEE.

SELECTED  
RECOGNITION

- A.K. Choudhary Best Paper Award" at The 35th International Conference on VLSI Design and The 21st International Conference on Embedded Systems (VLSID 2022).
- Recipient of Amrita Scholarship during my undergraduate degree in Amrita Vishwa Vidyapeetham.

RESEARCH  
PROJECTS

**Performance Analysis of Tensor Decomposition Applications on GPUs**

- We conducted rigorous experiments to thoroughly investigate the sensitivity of the ALS algorithm on the advanced MI-100 GPU architecture. Furthermore, we developed and proposed innovative optimization techniques that effectively enhance the computational efficiency and speed of the CPD-ALS algorithm.
- Conducting an in-depth analysis of offloading techniques to harness parallelism for the *mttkrp* operation, with a specific focus on leveraging multilevel parallelism through OpenMP offloading.

**Design Space exploration for Scientific Applications in FPGAs**

- Developed custom kernels using Xilinx design tools for efficient sparse matrix multiplication and the min-max algorithm (NB-LDPC) codes.
- Conducted Design Space Exploration to optimize latency, resource utilization, and power consumption.

TEACHING  
EXPERIENCE

**The Ohio State University**

Jan 22 - May 23

*Supervised the course "Introduction to Digital Logic ECE 2060" for the fall and spring semesters. The class comprised 450 Students from both the ECE and CSE Department. I was responsible for Grading the homework, Managing the TAs, and publishing the grades for students.*